W&B Reference No.: INF 2008-PC/US Attorney Docket No.: INFN/WB0037

N THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Till Schlösser et al.

Serial No.: 10/720,730

Confirmation No.: 2757

Commissioner for Patents

Alexandria, VA 22313-1450

Filed:

November 24, 2003

For:

DRAM CELL ARRANGEMENT

WITH VERTICAL MOS

TRANSISTORS, AND METHOD

FOR ITS FABRICATION

Group Art Unit: 2825

Examiner: Calvin Lee

Customer No.: 046798

 $oldsymbol{\omega}$

CERTIFICATE OF MAILING 37 CFR 1.8

I hereby certify that this correspondence is being deposited on June 24, 2005, with the United States Postal Service as First Class Mail in an envelope addressed to., Commissioner for Patents, P.O. Box 1450 Alexandria NA 22213/1450//

Sero G. McClellan

June 24, 2005

Dear Sir:

P.O. Box 1450

SUBMISSION OF FORMAL DRAWINGS

Attached please find three (3) sheets of formal drawings, with gummed labels identifying the application for which they are submitted. The Examiner is requested to substitute these formal drawings for the informal drawings used during the prosecution of the subject patent application.

Any comparison fee should be charged to Deposit Account No. 20-If any additional informalities are identified by the 0782/INFN/WB0037/GGM. Examiner, please contact the undersigned attorney at (713) 623-4844.

Respectfully submittee

Gero G. McClellan

Registration No. 44,227

MOSER, PATTERSON & SHERIDAN, L.L.P.

3040 Post Oak Blvd. Suite 1500

Houston, TX 77056

Telephone: (713) 623-4844 Facsimile: (713) 623-4846

Attorney for Applicant(s)